

24AA64/24FC64/24LC64

64-Kbit I²C Serial EEPROM

Device Selection Table

Part Number	Vcc Range	Max. Clock Frequency	Temp. Ranges	Packages		
24AA64	1.7V-5.5V	400 kHz ⁽¹⁾	I, E	CS, MC, MS, P, SN, SM, OT, MNY, ST, X/ST		
24FC64	1.7V-5.5V	1 MHz ⁽²⁾	I	MC, MF, MS, P, SN, SM, OT, MNY, ST		
24LC64	2.5V-5.5V	400 kHz	I, E	MC, MS, P, SN, SM, OT, MNY, ST, X/ST		

Note 1: 100 kHz for Vcc < 2.5V

2: 400 kHz for Vcc < 2.5V

Features

- Single Supply with Operation Down to 1.7V for 24AA64 and 24FC64 Devices and 2.5V for 24LC64 Devices
- · Low-Power CMOS Technology:
 - Active current: 3 mA, maximum
- Standby current: 1 µA, maximum
- Two-Wire Serial Interface, I²C Compatible
- Packages with Three Address Pins are Cascadable Up to Eight Devices
- Schmitt Trigger Inputs for Noise Suppression
- Output Slope Control to Eliminate Ground Bounce
- · 100 kHz and 400 kHz Clock Compatibility
- 1 MHz Clock for FC versions
- Page Write Time: 5 ms, Maximum
- Self-Timed Erase/Write Cycle
- 32-Byte Page Write Buffer
- Hardware Write-Protect
- ESD Protection > 4,000V
- More Than 1 Million Erase/Write Cycles
- Data Retention > 200 Years
- Factory Programming Available
- RoHS Compliant
- Temperature Ranges Supported:
- Industrial (I): -40°C to +85°C
- Extended (E): -40°C to +125°C
- · AEC-Q100 Automotive Qualified

Package Types


Packages

 5-Ball Chip Scale, 8-Lead DFN, 8-Lead DFN-S, 8-Lead MSOP, 8-Lead PDIP, 8-Lead SOIC, 8-Lead SOIJ, 5-Lead SOT-23, 8-Lead TDFN, 8-Lead TSSOP and 8-Lead X-Rotated TSSOP


Description

The Microchip Technology Inc. $24XX64^{(1)}$ is a 64-Kbit Electrically Erasable PROM (EEPROM). The device is organized as a single block of 8K x 8-bit memory with a two-wire serial interface. Its low-voltage design permits operation down to 1.7V, with standby and active currents of only 1 μ A and 3 mA, respectively. The 24XX64 also has a page write capability for up to 32 bytes of data. Functional address lines allow up to eight devices on the same bus, for up to 512-Kbit address space.

Note 1: 24XX64 is used in this document as a generic part number for the 24AA64/24FC64/24LC64 devices.



Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

Vcc	6.5V
All inputs and outputs w.r.t. Vss	
Storage temperature	65°C to +150°C
Ambient temperature with power applied	-40°C to +125°C
ESD protection on all pins	≥ 4 kV

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1: DC CHARACTERISTICS

DC CHARACTERISTICS			Electrical Characteristics: Industrial (I): TA = -40°C to +85°C, Vcc = +1.7V to +5.5V Extended (E): TA = -40°C to +125°C, Vcc = +1.7V to +5.5V					
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions		
D1	Vih	High-Level Input Voltage	0.7 Vcc	_	V			
D2	VIL	Low Lovel Input Veltage	_	0.3 Vcc	V	$Vcc \ge 2.5V$		
DZ	VIL	Low-Level Input Voltage	—	0.2 Vcc	V	Vcc < 2.5V		
D3	VHYS	Hysteresis of Schmitt Trigger Inputs (SDA, SCL pins)	0.05 Vcc		V	Vcc ≥ 2.5V (Note 1)		
D4 Vol	Low-Level Output Voltage	—	0.40	V	IOL = 3.0 mA @ VCC = 4.5V			
	VOL	Low-Level Output voltage	—	0.40	V	IoL = 2.1 mA @ Vcc = 2.5V		
D5		Input Lookago Current	—	±1	μA	VIN = VSS or VCC, WP = VSS		
D5	ILI	Input Leakage Current	_	±1	μA	VIN = VSS or VCC, WP = VCC		
D6	Ilo	Output Leakage Current	—	±1	μA	VOUT = Vss or Vcc		
D7	CIN, COUT	Pin Capacitance (all inputs/outputs)	-	10	pF	Vcc = 5.0V (Note 1) Ta = 25°C, Fclk = 1 MHz		
D8	Icc Write	On smatting Oceanies t	_	3	mA	Vcc = 5.5V, SCL = 400 kHz		
D9	Icc Read	Operating Current	_	400	μA	Vcc = 5.5V, SCL = 400 kHz		
D10	1000	Standby Current	-	1	μA	SDA = SCL = Vcc A0, A1, A2, WP = Vss, I-Temp.		
D10	Iccs	Standby Current	_	5	μA	SDA = SCL = Vcc A0, A1, A2, WP = Vss, E-Temp.		

Note 1: This parameter is periodically sampled and is not 100% tested.

TABLE 1-2: AC CHARACTERISTICS

AC CHARACTERISTICS): Vcc =	+1.7V to	+5.5V TA = -40°C to +85°C +5.5V TA = -40°C to +125°C	
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions	
			_	100	kHz	$1.7V \leq VCC < 2.5V$	
4	Four			400	kHz	$2.5V \le VCC \le 5.5V$	
1	FCLK	Clock Frequency		400	kHz	1.7V ≤ Vcc < 2.5V (24FC64)	
				1000	kHz	$2.5V \le Vcc \le 5.5V$ (24FC64)	
			4000	—	ns	$1.7V \leq VCC < 2.5V$	
-	Тирон	Clock High Time	600	—	ns	$2.5V \le VCC \le 5.5V$	
2	THIGH	Clock High Time	600	_	ns	1.7V ≤ VCC < 2.5V (24FC64)	
			500	_	ns	2.5V ≤ VCC ≤ 5.5V (24FC64)	
			4700	—	ns	$1.7V \leq VCC < 2.5V$	
3 TLOW	TLOW		1300	—	ns	$2.5V \leq VCC \leq 5.5V$	
5	TLOW	Clock Low Time	1300		ns	1.7V ≤ Vcc < 2.5V (24FC64)	
		500		ns	$2.5V \le VCC \le 5.5V$ (24FC64)		
				1000	ns	1.7V ≤ Vcc < 2.5V (Note 1)	
1	То	SDA and SCL Rise Time		300	ns	2.5V ≤ Vcc ≤ 5.5V (Note 1)	
4 TR	IK	SDA and SCL Rise Time		300	ns	1.7V ≤ VCC ≤ 5.5V (24FC64) (Note 1)	
			_	300	ns	24AA64 and 24LC64 (Note 1)	
5	TF	SDA and SCL Fall Time		100	ns	1.7V ≤ VCC ≤ 5.5V (24FC64) (Note 1)	
			4000	_	ns	$1.7V \leq Vcc < 2.5V$	
-	T		600	—	ns	$2.5V \le VCC \le 5.5V$	
6	THD:STA	Start Condition Hold Time	600	—	ns	1.7V ≤ Vcc < 2.5V (24FC64)	
			250	_	ns	2.5V ≤ Vcc ≤ 5.5V (24FC64)	
			4700	—	ns	$1.7V \leq VCC < 2.5V$	
7	Taunati	Otant Oan dition Oatan Time	600	_	ns	$2.5V \le Vcc \le 5.5V$	
7	TSU:STA	Start Condition Setup Time	600	_	ns	1.7V ≤ Vcc < 2.5V (24FC64)	
			250	—	ns	2.5V ≤ VCC ≤ 5.5V (24FC64)	
3	THD:DAT	Data Input Hold Time	0	_	ns	Note 2	
			250	—	ns	$1.7V \le VCC < 2.5V$	
9	TSU:DAT	Data Input Setup Time	100	-	ns	$2.5V \leq VCC \leq 5.5V$	
			100	—	ns	1.7V ≤ VCC ≤ 5.5V (24FC64)	
			4000	—	ns	1.7V ≤ Vcc < 2.5V	
10	Taurer		600	—	ns	$2.5V \leq VCC \leq 5.5V$	
10	Tsu:sto	Stop Condition Setup Time	600	—	ns	1.7V ≤ VCC < 2.5V (24FC64)	
			250	_	ns	2.5V ≤ VCC ≤ 5.5V (24FC64)	

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.

4: This parameter is not tested but ensured by characterization.

AC CHARACTERISTICS			Electrical Characteristics: Industrial (I): $Vcc = +1.7V$ to $+5.5V$ TA = $-40^{\circ}C$ to $+85^{\circ}C$ Extended (E): $Vcc = +1.7V$ to $+5.5V$ TA = $-40^{\circ}C$ to $+125^{\circ}C$						
Param. No.	Symbol	Characteristic	Min.	Max.	Units	Conditions			
			4000		ns	$1.7V \leq VCC < 2.5V$			
11	TSU:WP	WP Setup Time	600	_	ns	$2.5V \leq VCC \leq 5.5V$			
			600	—	ns	$1.7V \leq VCC \leq 5.5V \text{ (24FC64)}$			
			4700	_	ns	$1.7V \leq VCC < 2.5V$			
12	THD:WP	WP Hold Time	1300		ns	$2.5V \leq VCC \leq 5.5V$			
		1300	—	ns	$1.7V \leq VCC \leq 5.5V \; 24FC64$				
			—	3500	ns	$1.7V \leq VCC < 2.5V$ (Note 2)			
		Output Valid from Clock	—	900	ns	$2.5V \leq VCC \leq 5.5V \text{ (Note 2)}$			
13	ΤΑΑ		—	900	ns	1.7V ≤ VCC < 2.5V (24FC64) (Note 2)			
			—	400	ns	2.5V ≤ VCC ≤ 5.5V (24FC64) (Note 2)			
		Bus Free Time: The time the bus must be free before a new transmission can start	4700		ns	$1.7V \leq VCC < 2.5V$			
14	TBUF		1300		ns	$2.5V \leq VCC \leq 5.5V$			
14	TBOF		1300		ns	1.7V ≤ Vcc < 2.5V (24FC64)			
			500	_	ns	$2.5V \leq VCC \leq 5.5V \text{ (24FC64)}$			
		Output Fall Time from VIH	10 + 0.1Св	250	ns	24AA64 and 24LC64 (Note 1)			
15	TOF	Minimum to Vı∟ Maximum Cв ≤ 100 pF	—	250	ns	24FC64 (Note 1)			
16	TSP	Input Filter Spike Suppression (SDA and SCL pins)	_	50	ns	24AA64 and 24LC64 (Note 1 and Note 3)			
17	Тwc	Write Cycle Time (byte or page)	—	5	ms				
18		Endurance	1,000,000		cycles	+25°C, 5.5V, Page Mode (Note 4)			

TABLE 1-2: AC CHARACTERISTICS

Note 1: Not 100% tested. CB = total capacitance of one bus line in pF.

2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation.

4: This parameter is not tested but ensured by characterization.




FIGURE 1-1: BUS TIMING DATA

2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in Table 2-1.

TABLE 2-1:PIN FUNCTION TABLE

Name	cs	DFN ⁽¹⁾	MSOP	PDIP	SOIC	SOIJ	SOT-23	TDFN ⁽¹⁾	TSSOP	Rotated TSSOP	Description	
A0		1	1	1	1	1		1	1	3	Chip Address Input	
A1		2	2	2	2	2		2	2	4	Chip Address Input	
A2		3	3	3	3	3	_	3	3	5	Chip Address Input	
Vss	2	4	4	4	4	4	2	4	4	6	Ground	
SDA	5	5	5	5	5	5	3	5	5	7	Serial Address/Data I/O	
SCL	4	6	6	6	6	6	1	6	6	8	Serial Clock	
WP	3	7	7	7	7	7	5	7	7	1	Write-Protect Input	
Vcc	1	8	8	8	8	8	4	8	8	2	Power Supply	

Note 1: The exposed pad on the DFN/TDFN packages can be connected to Vss or left floating.

2.1 A0, A1, A2 Chip Address Inputs

The A0, A1 and A2 inputs are used by the 24XX64 for multiple device operations. The logic levels on these inputs are compared with the corresponding bits in the client address. The chip is selected if the compare is true.

Up to eight devices may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either Vcc or Vss.

In most applications, the chip address inputs A0, A1 and A2 are hardwired to logic '0' or logic '1'. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic '0' or logic '1' before normal device operation can proceed. Address pins are not available in the SOT-23 or Chip Scale packages.

2.2 Serial Address/Data Input/Output (SDA)

SDA is a bidirectional pin used to transfer addresses and data into and out of the device. Since it is an open-drain terminal, the SDA bus requires a pull-up resistor to Vcc (typical 10 k Ω for 100 kHz, 2 k Ω for 400 kHz and 1 MHz).

For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.

2.3 Serial Clock (SCL)

The SCL input is used to synchronize the data transfer from and to the device.

2.4 Write-Protect (WP)

The WP pin must be connected to either Vss or Vcc. If tied to Vss, write operations are enabled. If tied to Vcc, write operations are inhibited but read operations are not affected.

3.0 FUNCTIONAL DESCRIPTION

The 24XX64 supports a bidirectional, two-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The bus must be controlled by a host device which generates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24XX64 works as a client. Both host and client can operate as transmitter or receiver, but the host device determines which mode is activated.

4.0 BUS CHARACTERISTICS

The following **bus protocol** has been defined:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition.

Accordingly, the following bus conditions have been defined (Figure 4-1).

4.1 Bus Not Busy (A)

Both data and clock lines remain high.

4.2 Start Data Transfer (B)

A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition.

4.3 Stop Data Transfer (C)

A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must be ended with a Stop condition.

4.4 Data Valid (D)

The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal.

The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of data bytes transferred between Start and Stop conditions is determined by the host device and is, theoretically, unlimited (although only the last 32 will be stored when doing a write operation). When an overwrite does occur, it will replace data in a First-In First-Out (FIFO) principle.

4.5 Acknowledge

Each receiving device, when addressed, is obliged to generate an Acknowledge signal after the reception of each byte. The host device must generate an extra clock pulse which is associated with this Acknowledge bit.

Note:	The 24XX64 does not generate any
	Acknowledge bits if an internal
	programming cycle is in progress.

The device that acknowledges has to pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable-low during the high period of the Acknowledge-related clock pulse. Moreover, setup and hold times must be taken into account. During reads, a host must signal an end of data to the client by not generating an Acknowledge bit on the last byte that has been clocked out of the client. In this case, the client (24XX64) will leave the data line high to enable the host to generate the Stop condition.




FIGURE 4-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS


5.0 DEVICE ADDRESSING

A control byte is the first byte received following the Start condition from the host device. The control byte consists of a 4-bit control code. For the 24XX64, this is set as '1010' binary for read and write operations. The next three bits of the control byte are the Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24XX64 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. These bits are, in effect, the three Most Significant bits of the word address. The combination of the 4-bit control code and the next three bits are called the client address.

For the SOT-23 and Chip Scale packages, the address pins are not available. During device addressing, the A2, A1 and A0 Chip Select bits should be set to '0'.

The last bit of the control byte is the Read/Write (R/W) bit and it defines the operation to be performed. When set to a '1', a read operation is selected. When set to a '0', a write operation is selected. The next two bytes received define the address of the first data byte (Figure 5-2). Because only A12...A0 are used, the upper three address bits are "don't care" bits. The upper address bits are transferred first, followed by the Less Significant bits.

Following the Start condition, the 24XX64 monitors the SDA bus, checking the device-type identifier being transmitted. Upon receiving a valid client address and the R/\overline{W} bit, the client device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/\overline{W} bit, the 24XX64 will select a read or write operation.




5.1 Contiguous Addressing Across Multiple Devices

The Chip Select bits A2, A1 and A0 can be used to expand the contiguous address space for up to 512 Kbits by adding up to eight 24XX64 devices on the same bus. In this case, software can use A0 of the control byte as address bit A13; A1 as address bit A14; and A2 as address bit A15. It is not possible to sequentially read across device boundaries.

The SOT-23 and Chip Scale packages do not support multiple device addressing on the same bus.

FIGURE 5-2: ADDRESS SEQUENCE BIT ASSIGNMENTS



6.0 WRITE OPERATIONS

6.1 Byte Write

Following the Start condition from the host, the control code (four bits), the Chip Select (three bits) and the R/\overline{W} bit (which is a logic low) are clocked onto the bus by the host transmitter. This indicates to the addressed client receiver that the address high byte will follow after it has generated an Acknowledge bit during the ninth clock cycle. Therefore, the next byte transmitted by the host is the high-order byte of the word address and will be written into the Address Pointer of the 24XX64.

The next byte is the Least Significant Address byte. After receiving another Acknowledge signal from the 24XX64, the host device will transmit the data word to be written into the addressed memory location. The 24XX64 acknowledges again and the host generates a Stop condition. This initiates the internal write cycle and, during this time, the 24XX64 will not generate Acknowledge signals (Figure 6-1). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command. After a byte Write command, the internal Address Pointer will point to the address location following the one that was just written.

Note: When doing a write of less than 32 bytes, the data on the rest of the page are refreshed along with the data bytes being written. Consequently, the entire page undergoes a write cycle. Therefore, endurance is specified on a per-page basis.

6.2 Page Write

The write control byte, word address and the first data byte are transmitted to the 24XX64 in the same way as in a byte write. However, instead of generating a Stop condition, the host transmits up to 31 additional bytes, which are temporarily stored in the on-chip page buffer and will be written into memory once the host has transmitted a Stop condition. Upon receipt of each word, the five lower Address Pointer bits, which form the byte counter, are internally incremented by one. The higher-order eight bits of the word address remain constant.

If the host should transmit more than 32 bytes prior to generating the Stop condition, the Address Pointer will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the array with the WP pin held high, the device will acknowledge the command, but no write cycle will occur, no data will be written and the device will immediately accept a new command.

Note: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or 'page size') and end at addresses that are integer multiples of page size - 1. If a page write command attempts to write across a physical page boundary, the result is that the data wrap around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is, therefore, necessary for the application software to prevent page write operations that would attempt to cross a page boundary.

6.3 Write Protection

The WP pin allows the user to write-protect the entire array (0000-1FFF) when the pin is tied to Vcc. If tied to Vss, the write protection is disabled. The WP pin is sampled at the Stop bit for every Write command (Figure 4-1). Toggling the WP pin after the Stop bit will have no effect on the execution of the write cycle.

24AA64/24FC64/24LC64






FIGURE 6-2: PAGE WRITE



7.0 ACKNOWLEDGE POLLING

Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the Stop condition for a write command has been issued from the host, the device initiates the internally timed write cycle, and ACK polling can be initiated immediately. This involves the host sending a Start condition followed by the control byte for a write cycle, then no ACK will be returned. If no ACK is returned, the Start bit and control byte must be resent. If the cycle is complete, the device will return the ACK and the host can then proceed with the next read or write operation. See Figure 7-1 for a flow diagram of this operation.

FIGURE 7-1: ACKNOWLEDGE POLLING FLOW



8.0 READ OPERATION

Read operations are initiated in the same way as write operations, with the exception that the R/W bit of the control byte is set to '1'. There are three basic types of read operations: current address read, random read and sequential read.

8.1 Current Address Read

The 24XX64 contains an Address Pointer that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address 'n' (n is any legal address), the next current address read operation would access data from address n + 1.

Upon receipt of the control byte with R/\overline{W} bit set to '1', the 24XX64 issues an Acknowledge and transmits the 8-bit data word. The host will not acknowledge the transfer but will generate a Stop condition and the 24XX64 discontinues transmission (Figure 8-1).

8.2 Random Read


Random read operations allow the host to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is accomplished by sending the word address to the 24XX64 as part of a write operation (R/W bit set to '0'). Once the word address is sent, the host generates a Start condition following the Acknowledge.

FIGURE 8-1: CURRENT ADDRESS READ

This terminates the write operation, but not before the internal Address Pointer is set. The host then issues the control byte again, but with the R/W bit set to a '1'. The 24XX64 will then issue an Acknowledge and transmit the 8-bit data word. The host will not acknowledge the transfer, but does generate a Stop condition, which causes the 24XX64 to discontinue transmission (Figure 8-2). After a random Read command, the internal Address Pointer will point to the address location following the one that was just read.

8.3 Sequential Read

Sequential reads are initiated in the same way as random reads, except that once the 24XX64 transmits the first data byte, the host issues an Acknowledge (as opposed to the Stop condition used in a random read). This Acknowledge directs the 24XX64 to transmit the next sequentially-addressed 8-bit word (Figure 8-3). Following the final byte transmitted to the host, the host will NOT generate an Acknowledge, but will generate a Stop condition. To provide sequential reads, the 24XX64 contains an internal Address Pointer, which is incremented by one at the completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. The internal Address Pointer will automatically roll over from address 1FFF to address 0000 if the host acknowledges the byte received from the array address 1FFF.









FIGURE 8-3: SEQUENTIAL READ




9.0 PACKAGING INFORMATION

9.1 **Package Marking Information**








		1 st Line Marking Codes										
Part Number	DFN		MSOP	SOT-23		TDFN		TSSOP				
	I-Temp.	E-Temp.	WISOP	I-Temp.	E-Temp.	I-Temp.	E-Temp.	Standard	Rotated			
24AA64	271	—	4A64T	7HNN	7WNN	A71	E10	4AB	4ABX			
24FC64	27A	—	4F64T	7SNN	—	A7A	—	4FB	—			
24LC64	274	275	4L64T	7GNN	7JNN	A74	A75	4LB	4LBX			

Legend:	 XXX Part number or part number code T Temperature (I, E) Y Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') NNN Alphanumeric traceability code (2 characters 1 (e3) JEDEC[®] designator for Matte Tin (Sn) 	or small packages)				
Note:	Standard OTP marking consists of Microchip part num code and traceability code.	ber, year code, week				
Note:	For very small packages with no room for the JEDEC [®] designator $(e3)$, the marking will only appear on the outer carton or reel label.					
Note:	In the event the full Microchip part number cannot be will be carried over to the next line, thus limiting the characters for customer-specific information.					

5-Lead Chip Scale Package (CS) - [CSP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-6004D Sheet 1 of 2

5-Lead Chip Scale Package (CS) - [CSP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimensio	on Limits	MIN	NOM	MAX
Number of Contacts	N		5	
Contact Pitch Y	eE		0.285	
Contact Pitch X	eD		0.260	
Contact Pad Spacing	E1		0.570	
Contact Pad Spacing	D1		0.520	
Contact Pad Diameter (X5)	X1			0.20
Distance Between Pads	G1	0.41		
Distance Between Pads	G2	0.36		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-8004A


8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x1 mm Body [DFN]



Microchip Technology Drawing C04-123 Rev E Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x1 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units				
Dimension	Limits	MIN	NOM	MAX	
Number of Terminals	Ν		8		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Exposed Pad Length	D2	1.30	-	1.55	
Overall Width	E		3.00 BSC		
Exposed Pad Width	E2	1.50	-	1.75	
Terminal Width	b	0.20	0.25	0.30	
Terminal Length	L	0.30	0.40	0.50	
Terminal-to-Exposed-Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated


4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-123 Rev E Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MC) - 2x3x1 mm Body [DFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimensior	1 Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			1.55
Optional Center Pad Length	Y2			1.75
Contact Pad Spacing	С		3.00	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.85
Contact Pad to Center Pad (X8)	G1	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2123 Rev E

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated






Microchip Technology Drawing C04-122 Rev D Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Number of Terminals	Ν				
Pitch	е	1.27 BSC			
Overall Height	Α	0.80	0.85	1.00	
Standoff	A1	0.00	0.02	0.05	
Terminal Thickness	A3	0.20 REF			
Overall Length	D	5.00 BSC			
Exposed Pad Length	D2	3.90 4.00 4.			
Overall Width	E	6.00 BSC			
Exposed Pad Width	E2	2.20	2.30	2.40	
Terminal Width	b	0.30	0.40	0.50	
Terminal Length	L	0.50 0.60 0.			
Terminal-to-Exposed-Pad	K	0.20	-	-	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package may have one ore more exposed tie bars at ends.
- 3. Package is saw singulated
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-122 Rev D Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MF) - 6x5 mm Body [DFN-S] Saw Singulated

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E			
Optional Center Pad Length	X2		4.10	
Optional Center Pad Width	Y2		2.40	
Contact Pad Spacing	С		5.60	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.15
Contact Pad to Center Pad (X20)	G1	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2122 Rev D

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-111-MS Rev F Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units		MILLIMETERS	
	Dimension Limits	MIN	NOM	MAX
Number of Terminals	N		8	
Pitch	е		0.65 BSC	
Overall Height	A	-	-	1.10
Standoff	A1	0.00	-	0.15
Molded Package Thickness	A2	0.75	0.85	0.95
Overall Length	D		3.00 BSC	
Overall Width	E		4.90 BSC	
Molded Package Width	E1		3.00 BSC	
Terminal Width	b	0.22	-	0.40
Terminal Thickness	С	0.08	-	0.23
Terminal Length	L	0.40	0.60	0.80
Footprint	L1		0.95 REF	
Lead Bend Radius	R	0.07	-	-
Lead Bend Radius	R1	0.07	_	-
Foot Angle	θ	0°	-	8°
Mold Draft Angle	θ1	5°	_	15°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or


- protrusions shall not exceed 0.15mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111-MS Rev F Sheet 2 of 2

8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С			
Contact Pad Width (X8)	Х			0.45
Contact Pad Length (X8)	Y			1.45
Contact Pad to Contact Pad (X4)	G1	2.95		
Contact Pad to Contact Pad (X6)	GX	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-2111-MS Rev F


8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging













Microchip Technology Drawing No. C04-018-P Rev G Sheet 1 of 2

8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Units		INCHES			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		8		
Pitch	е	.100 BSC			
Top to Seating Plane	Α	-	-	.210	
Molded Package Thickness	A2	.115	.130	.195	
Base to Seating Plane	A1	.015	-	-	
Shoulder to Shoulder Width	E	.290	.310	.325	
Molded Package Width	E1	.240	.250	.280	
Overall Length	D	.348	.365	.400	
Tip to Seating Plane	L	.115	.130	.150	
Lead Thickness	С	.008	.010	.015	
Upper Lead Width	b1	.040	.060	.070	
Lower Lead Width	b	.014	.018	.022	
Overall Row Spacing §	eВ	-	-	.430	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 5. Lead design above seating plane may vary, based on assembly vendor.

Microchip Technology Drawing No. C04-018-P Rev G Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N	8			
Pitch	е	1.27 BSC			
Overall Height	Α		_	1.75	
Molded Package Thickness	A2	1.25	_	-	
Standoff §	A1	0.10	—	0.25	
Overall Width	E		6.00 BSC		
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25 – 0.5			
Foot Length	L	0.40	—	1.27	
Footprint	L1	1.04 REF			
Lead Thickness	С	0.17	—	0.25	
Lead Width	b	0.31	_	0.51	
Lead Bend Radius	R	0.07 – –			
Lead Bend Radius	R1	0.07 – –			
Foot Angle	θ	0° – 8°			
Mold Draft Angle	θ1	5° – 15			
Lead Angle	θ2	0°	_	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		ILLIMETER	S
Dimension			MAX	
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55


Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev K

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm (.208 Inch) Body [SOIJ]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-056 Rev E Sheet 1 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm (.208 Inch) Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units		MILLIMETERS		
Dimer	nsion Limits	MIN	NOM	MAX	
Number of Terminals	N		8		
Pitch	е		1.27 BSC		
Overall Height	A	1.77	-	2.03	
Standoff §	A1	0.05	-	0.25	
Molded Package Thickness	A2	1.75	-	1.98	
Overall Length	D		5.26 BSC		
Overall Width	E		7.94 BSC		
Molded Package Width	E1		5.25 BSC		
Terminal Width	b	0.36	-	0.51	
Terminal Thickness	С	0.15	-	0.25	
Terminal Length	L	0.51	-	0.76	
Foot Angle	θ1	0°	_	8°	
Lead Angle	θ2	0°	_	_	
Mold Draft Angle	θ3	_	-	15°	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. SOIJ JEITA/EIAJ Standard, Formerly called SOIC
- 3. § Significant Characteristic
- 4. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-056 Rev E Sheet 2 of 2

8-Lead Plastic Small Outline (SM) - Medium, 5.28 mm (.208 Inch) Body [SOIJ]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		1.27 BSC	
Overall Width	Z		9.00	
Contact Pad Spacing	С		7.30	
Contact Pad Width (X8)	Х			0.65
Contact Pad Length (X8)	Y			1.70
Contact Pad to Contact Pad (X4)	G1	5.60		
Contact Pad to Contact Pad (X6)	G2	0.62		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2056 Rev E

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-091-OT Rev H Sheet 1 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N	5			
Pitch	е	0.95 BSC			
Outside lead pitch	e1		1.90 BSC		
Overall Height	Α	0.90	-	1.45	
Molded Package Thickness	A2	0.89	-	1.30	
Standoff	A1	-	-	0.15	
Overall Width	E	2.80 BSC			
Molded Package Width	E1	1.60 BSC			
Overall Length	D	2.90 BSC			
Foot Length	L	0.30	-	0.60	
Footprint	L1	0.60 REF			
Foot Angle	θ	0°	-	10°	
Lead Thickness	С	0.08	-	0.26	
Lead Width	b	0.20	-	0.51	

Notes:

1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.

2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev H Sheet 2 of 2

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS					
Dimensior	Dimension Limits					
Contact Pitch	ontact Pitch E		0.95 BSC			
Contact Pad Spacing	С		2.80			
Contact Pad Width (X5)	Х			0.60		
Contact Pad Length (X5)				1.10		
Distance Between Pads	G	1.70				
Distance Between Pads	GX	0.35				
Overall Width				3.90		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091-OT Rev H

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-129-MN Rev E Sheet 1 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimensior	Dimension Limits				
Number of Pins	Ν		8		
Pitch	е	0.50 BSC			
Overall Height	Α	0.70	0.75	0.80	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Length	D	2.00 BSC			
Overall Width	E	3.00 BSC			
Exposed Pad Length	D2	1.35	1.40	1.45	
Exposed Pad Width	E2	1.25	1.30	1.35	
Contact Width	b	0.20	0.25	0.30	
Contact Length	L	0.25	0.30	0.45	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated

4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-129-MN Rev E Sheet 2 of 2

8-Lead Plastic Dual Flat, No Lead Package (MN) – 2x3x0.8 mm Body [TDFN] With 1.4x1.3 mm Exposed Pad (JEDEC Package type WDFN)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS				
Dimension	Dimension Limits				
Contact Pitch	Contact Pitch E		0.50 BSC		
Optional Center Pad Width	X2			1.60	
Optional Center Pad Length	Y2			1.50	
Contact Pad Spacing	С		2.90		
Contact Pad Width (X8)	X1			0.25	
Contact Pad Length (X8)	Y1			0.85	
Thermal Via Diameter	V		0.30		
Thermal Via Pitch	EV		1.00		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing No. C04-129-MN Rev. B


8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]



Microchip Technology Drawing C04-086 Rev C Sheet 1 of 2

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		8		
Pitch	е	0.65 BSC			
Overall Height	Α	-	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	-	
Overall Width	E		6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50	
Overall Length	D	2.90	3.00	3.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1		1.00 REF		
Lead Thickness	С	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.19	-	0.30	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086 Rev C Sheet 2 of 2

8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Dimension Limits			
Contact Pitch	0.65 BSC			
Contact Pad Spacing	С		5.80	
Contact Pad Width (X8)	X1			0.45
Contact Pad Length (X8)	Y1			1.50
Contact Pad to Center Pad (X6)	G1	0.20		

Notes:

- 1. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2086 Rev B

APPENDIX A: REVISION HISTORY

Revision V (01/2025)

Updated TABLE 1-1: DC CHARACTERISTICS; Editorial updates throughout document.

Revision U (03/2022)

Added Product Identification System section for Automotive; Updated DFN, PDIP, SOIC, SOT-23, TDFN and TSSOP package drawings; Added DFN-S product offering; Replaced terminology "Master" and "Slave" with "Host" and "Client", respectively; Replaced "Automotive (E):" designation with "Extended (E):" designation; Reformatted some sections for better readability.

Revision T (12/2012)

Revised automotive E-temp; Product ID System.

Revision S (01/2012)

Updated package drawings: Updated Product ID.

Revision R (03/2010)

Added TSSOP X-Rotated package; Updated package drawings; Updated Product ID.

Revision Q (06/2009)

Revised Features section; Revised Table 1-2, Para. 18; Added note to Table 2-1; Revised SOT-23 package example.

Revision P (03/2009)

Added 5-lead Chip Scale Package Diagram and Land Pattern; Revised Block Diagram.

Revision N (03/2009)

Added 5-lead Chip Scale package.

Revision M (01/2009)

Updated package drawings; Added 8-lead TDFN and 5-lead SOT-23 packages.

Revision L (03/2007)

Added 24FC64 Part; Revised Device Selection Table; Revised Features section; Deleted Rotated TSSOP Package; Revised Table 1-2; Revised Table 7-1; Revised Package Information; Replaced package drawings; Revised Product ID section.

Revision K (08/2005)

Revised Sections 7.1 and 7.4.

Revision J (04/2005)

Added DFN package.

Revision H (12/2003)

Corrections to Section 1.0, Electrical Characteristics.

PRODUCT IDENTIFICATION SYSTEM (NON-AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.		X ⁽¹⁾	- <u>×</u>	<u>/xx</u>	Examples	
Device		and Re otion	el Temperature Range	Package	 a) 24AA64-I/P: 64-Kbit I²C temp., PDIP package. b) 24AA64-I/SN: 64-Kbit I²C Industrial temp., SOIC p 	
Device:	24AA64 24AA64X 24FC64 24LC64 24LC64X	=	 TV, 64-Kbit I²C Serial EEPROM i pinout (ST only) TV, 64-Kbit I²C Serial EEPROM i 0.5V, 64-Kbit I²C Serial EEPROM 5V, 64-Kbit I²C Serial EEPROM i pinout (ST only) 		 c) 24AA64-I/SM: 64-Kbit I²(Industrial temp., SOIJ pa d) 24AA64T-I/ST: 64-Kbit I and Reel, Industrial temp 	C Serial EEPROM, ackage. ² C Serial EEPROM, Tape p., TSSOP package. Serial EEPROM, Industrial C Serial EEPROM, aackage. ² C Serial EEPROM, ackage. C Serial EEPROM,
Tape and Reel Option:	Blank T	= =	Standard packaging (tube) Tape and Reel ⁽¹⁾		i) 24AA64T-I/CS16K: 64-k Tape and Reel, Industria	Kbit, I ² C Serial EEPROM, Il temp., CS package. I ² C Serial EEPROM, Tape
Temperature Range:	I E	= =	-40°C to +85°C (Industrial) -40°C to +125°C (Extended)			
Package:	CS16K ⁽²⁾ MC MF MS P SN SN SM OT MNY ST		Chip Scale Package – 5-Lead (CS Reel only) Plastic Dual Flat, No Lead – 2x3x 8-Lead (DFN) Plastic Dual Flat, No Lead – 655 r 8-Lead (DFN-S) Plastic Micro Small Outline – 8-Le Plastic Dual In-Line – 300 mil Boc (PDIP) Plastic Small Outline - Narrow, 3.9 8-Lead (SOIC) Plastic Small Outline - Medium, 5 8-Lead (SOIJ) Plastic Small Outline Transistor – (SOT-23) (Tape and Reel only) Plastic Dual Flat, No Lead Packa 2x3x0.8 mm Body, 8-Lead (TDFN Plastic Thin Shrink Small Outline Body, 8-Lead (TSSOP)	1 mm Body, mm Body, ead (MSOP) dy, 8-Lead 90 mm Body, .28 mm Body, 5-Lead ge =	catalog part numb is used for ordering on the device p	

PRODUCT IDENTIFICATION SYSTEM (AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	× ⁽¹⁾	- <u>×</u>	<u>/xx</u>	<u>xxx</u> ^(2,3)	Exam	ples
Device	Tape and Ree Option	I Temperature Range	Package	Variant	ÉEE pac	C64T-E/SN16KVAO: 2.5V, 64-Kbit I ² C Serial PROM, Automotive Grade 1, Tape and Reel, SOIC kage. C64T-I/ST16KVAO: 2.5V. 64-Kbit I ² C Serial
Device:	24AA64 = 24LC64 =	1.7V, 64-Kbit I ² C 2.5V, 64-Kbit I ² C			ÉE pac c) 24/	PROM, Automotive Grade 3, Tape and Reel, TSSOP kage. A64T-E/MNY16KVAO: 1.7V, 64-Kbit I ² C Serial PROM, Automotive Grade 1, Tape and Reel, TDFN
Tape and Reel Option:	Blank = T =	Standard packa Tape and Reel (pac d) 24L EE	ROM, Automotive Grade 1, Tape and Reel, TDFN kage. C64T-E/OT16KVAO: 2.5V, 64-Kbit I ² C Serial PROM, Automotive Grade 1, Tape and Reel, SOT-23 kage.
Temperature Range:	I = E =	-40°C to +85°C -40°C to +125°(Note	1: Tape and Reel identifier only appears in the catalog part number description. This identifier
Package:	MS = SN =	Plastic Micro Sr Plastic Small O (.150 ln) Body, 8	utline - Narrow, 3-Lead (SOIC)	3.90 mm ´		is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
	OT = ST = MNY =	Plastic Small O (SOT-23) (Tape Plastic Thin Shr Body, 8-Lead (T Plastic Dual Fla	and Reel only) ink Small Outlin SSOP)	e – 4x4 mm		 The VAO/VXX automotive variants have been designed, manufactured, tested and qualified in accordance with AEC-Q100 requirements for automotive applications.
Variant: ^(2,3)	15KVAO =	2x3x0.8 mm Bo	notive, 15K Proc	ess ⁽⁴⁾		 For customers requesting a PPAP, a customer-specific part number will be generated and provided. A PPAP is not
	15KVXX = 16KVAO = 16KVXX =	Customer-Spec Standard Autom Customer-Spec	notive, 16K Proc	ess		provided for VAO part numbers.4: Not recommended for new designs.

Microchip Information

Trademarks

The "Microchip" name and logo, the "M" logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries ("Microchip Trademarks"). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legal-information/microchip-trademarks.

ISBN: 979-8-3371-0164-4

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- · Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.